Files
CVEs-PoC/2021/CVE-2021-46762.md
2025-09-29 21:09:30 +02:00

22 lines
1.0 KiB
Markdown

### [CVE-2021-46762](https://cve.mitre.org/cgi-bin/cvename.cgi?name=CVE-2021-46762)
![](https://img.shields.io/static/v1?label=Product&message=2nd%20Gen%20AMD%20EPYC%E2%84%A2&color=blue)
![](https://img.shields.io/static/v1?label=Product&message=3rd%20Gen%20AMD%20EPYC%E2%84%A2&color=blue)
![](https://img.shields.io/static/v1?label=Product&message=AMD%20EPYC%E2%84%A2%20%20Embedded%207002&color=blue)
![](https://img.shields.io/static/v1?label=Product&message=AMD%20EPYC%E2%84%A2%20%20Embedded%207003&color=blue)
![](https://img.shields.io/static/v1?label=Version&message=various%20&color=brightgreen)
![](https://img.shields.io/static/v1?label=Vulnerability&message=n%2Fa&color=blue)
### Description
Insufficient input validation in the SMU mayallow an attacker to corrupt SMU SRAM potentially leading to a loss ofintegrity or denial of service.
### POC
#### Reference
- https://www.amd.com/en/corporate/product-security/bulletin/AMD-SB-3001
- https://www.amd.com/en/corporate/product-security/bulletin/AMD-SB-5001
#### Github
No PoCs found on GitHub currently.